

## Claims

### What is claimed is:

1. A latch comprising:

a clocked trans-admittance stage circuit for receiving a voltage and producing a current output; and

an active load connected to receive as input the current output of said trans-admittance circuit and produce a voltage output.

2. The latch in accordance with claim 1, wherein the active load is a trans-impedance stage circuit.

3. The latch in accordance with claim 1, wherein said trans-admittance stage circuit comprises:

$T_{1-2}$  a first pair of transistors including a first transistor and a second transistor, the first and second transistors each having a base, an emitter, and a collector;

a current source connected to the emitter of each of said first and second transistors;

$T_{3-4}$  a second pair of transistors including a third transistor and a fourth transistor, each of said third and fourth transistors having a base, an emitter, and a collector; and the emitter of each of said third and fourth transistors being connected to the collector of said first transistor; and

$T_{5-6}$  a third pair of transistors including a fifth transistor and a sixth transistor, each of said fifth and sixth transistors having a base, an emitter, and a collector; and the emitter of each of said fifth and sixth transistors being connected to the collector of said second transistor.

4. The latch in accordance with claim 3, wherein the base of said first and second transistors being clocked on opposite phases of a clock signal.

transistors

1 5. The latch in accordance with claim 4, wherein the base of said third transistor receives  
2 as input a voltage signal and the base of said fourth transistor receives as input an inverted  
3 voltage signal, said third transistor produces a current output signal based on the inverted  
4 voltage signal, and said fourth transistor produces an inverted current output signal based on  
5 the voltage signal.

1 6. The latch in accordance with claim 1, further comprising transmission lines coupled  
2 between said clocked trans-admittance circuit and said active load.

1 7. A cascaded latch chain comprising:  
2 a clocked trans-admittance stage latch receiving an input voltage and producing an  
3 output current.

Sub B2  
1 8. The cascaded latch in accordance with claim 7, further comprising at least one latch pair  
2 connected to receive the output current of said clocked trans-admittance stage latch and  
3 producing an output current, said at least one latch pair including two independent  
4 combined trans-admittance and trans-impedance stages.

Sub B2  
1 9. The cascaded latch chain in accordance with claim 8, comprising at least two latch pairs  
2 including a first latch pair and a last latch pair, each latch pair having two independent  
3 trans-admittance and trans-impedance stages, the two trans-admittance and trans-impedance  
4 stages of each latch pair being clocked on opposite phases of a clock signal.

1 10. The cascaded latch chain in accordance with claim 9, wherein said trans-admittance  
2 stage in each latch pair comprises:  
3 a first pair of transistors including a first transistor and a second transistor, the first  
4 and second transistors each having a base, an emitter, and a collector;  
5 a current source connected to the emitter of each of said first and second transistors;  
6 a second pair of transistors including a third transistor and a fourth transistor, each  
7 of said third and fourth transistors having a base, an emitter, and a collector; and the emitter

8 of each of said third and fourth transistors being connected to the collector of said first  
9 transistor; and

10 a third pair of transistors including a fifth transistor and a sixth transistor, each of  
11 said fifth and sixth transistors having a base, an emitter, and a collector; and the emitter of  
12 each of said fifth and sixth transistors being connected to the collector of said second  
13 transistor.

1 11. The cascaded latch chain in accordance with claim 9, wherein the two trans-admittance  
2 and trans-impedance stages in said at least one latch pair are clocked on opposite phases of a  
3 clock signal.

4 12. The cascaded latch chain in accordance with claim 7, further comprising a trans-  
5 impedance stage latch connected to receive the output current of the last latch pair and  
6 produce an output voltage.

7 13. The cascaded latch chain in accordance with claim 8, further comprising a trans-  
8 impedance stage latch connected to receive the output current of the last latch pair and  
9 produce an output voltage.

1 14. A latch pair comprising:  
2 two independent combined trans-admittance and trans-impedance stages.

3 15. The latch pair in accordance with claim 14, wherein each trans-admittance stage  
4 comprises:

5 a first pair of transistors including a first transistor and a second transistor, the first  
6 and second transistors each having a base, an emitter, and a collector;

7 a current source connected to the emitter of each of said first and second transistors;

a second pair of transistors including a third transistor and a fourth transistor, each  
of said third and fourth transistors having a base, an emitter, and a collector; and the emitter

